

# INTERFACING WITH 8259 :->

(61)

- \* Programmable Interrupt Controller
  - \* Manages 8 levels of interrupts  
(can be configured as Master Slave & cascade to handle 64 interrupts.)
  - \* Provides starting address of ISR
  - \* Various Priority Modes? -
    - a) Fixed Priority
    - b) Automatic Rotating Priority
    - c) Specific Priority
- Funnel interrupt signals on a single interrupt i/p, INTR (of NMI) is reserved for power failure.


IMR :-> To disable (mask) or enable (unmask) individual into. signals.

↳ Unmasked by sending 0 with a command word in part. bit position

IRR :-> Bit set acc. to Into. Request  
(More than one can be set)

ISR :-> Bit set acc. to Service Into.  
(currently)

PR :-> Judges the servicing order



- operation of counter
- \* CE ( Presettable Synchronous Down Counter )
  - \* OL follows the CE count into Register
  - \* CR to load new count into Register at a time
  - \* CL allows one Register at a time to be loaded from Internal Bus
  - \* CE cannot be written into, count is always written to CR.

# Control Word Format : $\Rightarrow$

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
SC <sub>1</sub>	SC <sub>0</sub>	RL <sub>1</sub> RW <sub>1</sub>	RL <sub>0</sub> RW <sub>0</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	BCD

SC <sub>1</sub>	SC <sub>0</sub>	Select	
0	0	Counters 0	
0	1	C <sub>1</sub>	BCD 4 Decades
1	0	C <sub>2</sub>	
1	1	Read back	Binary 16 bits

RL <sub>1</sub>	RL <sub>0</sub>	Operation
0	0	Counter latch
0	1	R/W LSB only
1	0	R/W MSB only
1	1	R/W LSB first & then MSB


M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>
0	0	0
0	0	1
X	1	0
X	1	1
1	0	0
1	0	1

- Mode
- Mode 0 (Auto on Terminal Count)
  - M<sub>1</sub> (H/w Retriggerable one shot)
  - M<sub>2</sub> (Periodic Int. Timer)
  - M<sub>3</sub> (Square wave gen.)
  - M<sub>4</sub> (S/w Triggered Strobe)
  - M<sub>5</sub> (H/w Triggered Strobe Retriggerable)


8251

8251 Pin Functions

64




Pin Name	Pin Function
D7-D0	Data bus (8 bits)
C/D	Control or data is to be written or read
RD	Read data command
WR	Write data or control command
CS	Chip select
CLK	Clock pulse (TTL)
RESET	Reset
TxC	Transmitter clock
TxD	Transmitter data
RxC	Receiver clock
RxD	Receiver data
RxRDY	Receiver ready (has character for CPU)
TxRDY	Transmitter ready (ready for char. from CPU)
DSR	Data set ready
DTR	Data terminal ready
SYNDET/BD	Sync detect/break detect
RTS	Request to send data
CTS	Clear to send data
TxEMPTY	Transmitter empty
V <sub>cc</sub>	+5-V supply
GND	Ground




Bit format for Asynchronous Serial Data

$$\text{Baud Rate} = \frac{1}{\text{Time b/w Signal Transitions}}$$

Common B. Rates = 300, 600, 1200, 2400 -- larger Comp.





- \* Function changes acc. to Mode
- 1) Int. Sync → High  
status word → low
  - 2) Ext. Syn → High for i/p terminal
  - 3) ASyn. → o/p terminal  
High for detection of Break char.  
low for RXD is higher.

4A

8255

5

Mode 0, 1, 2




Figure 9-21 Diagram of the 8255A.

(Divided into 2 sets)

0 → o/p  
 1 → i/p

D<sub>4</sub> — Port A  
 D<sub>3</sub> — Port C (MSB)  
 D<sub>1</sub> — Port B  
 D<sub>0</sub> — Port C (LSB)

Mode 0  
 Each set may be used for i/p or o/p, but not both

Port C  
 PC<sub>4</sub> STB<sub>A</sub> → P<sub>0</sub>-P<sub>7</sub> latched in port A  
 PC<sub>5</sub> IBF (o/p buffer full)  
 PC<sub>6</sub> PC<sub>7</sub> ACK OBF  
 Stat/Control signals  
 (accept data from port A)


Handshaking & control signals

Mode 1  
 Gp. A → Port A for i/o acc. to D<sub>4</sub>

4C

Table 8-4. Truth Table for the 8255A PPI (Courtesy of Intel Corporation.)


A <sub>1</sub>	A <sub>0</sub>	<u>RD</u>	<u>WR</u>	<u>CS</u>	
0	0	0	1	0	Input operation (READ) Port A → data bus
0	1	0	1	0	Port B → data bus
1	0	0	1	0	Port C → data bus
					Output operation (WRITE)
0	0	1	0	0	Data bus → port A
0	1	1	0	0	Data bus → port B
1	0	1	0	0	Data bus → port C
1	1	1	0	0	Data bus → control
X	X	X	X	1	Disable function Data bus tristate
1	1	0	1	0	Illegal condition
X	X	1	1	0	Data bus tristate



8255 Control Register

48


Pin Configuration



Pin Names

D <sub>7</sub> -D <sub>0</sub>	Data Bus (Bidirectional)
RESET	Reset Input
CS	Chip Select
RD	Read Input
WR	Write Input
A <sub>0</sub> -A <sub>1</sub>	Port Address
PA <sub>7</sub> -PA <sub>0</sub>	Port A (bit)
PB <sub>7</sub> -PB <sub>0</sub>	Port B (bit)
PC <sub>7</sub> -PC <sub>0</sub>	Port C (bit)
V <sub>cc</sub>	+5V
GND	0V

8255 Block Diagram



Mode 2 : → Applies only to Gp. A

↳ Port A is Bidirectional

PC<sub>3</sub> → Interrupt Requests

PC<sub>4</sub> →  $\overline{STBA}$

PC<sub>5</sub> → IBFA

PC<sub>6</sub> →  $\overline{ACK}$

PC<sub>7</sub> →  $\overline{OBF}_A$

(Device ready to accept data from PA<sub>7</sub>-PA<sub>0</sub>)

↳ Gp. B can be in any mode



# Interfacing with 8253 / 8254

## \* Software Programmable Timer / Counter

→ 8253 / 8254 each contain three 16-bit counters programmed to operate in different modes.

\* Both are pin-to-pin compatible

① → Maximum i/p Clock frequency  
8253 → 2.6 MHz  
8254 → 8 - 10 MHz

② → Read back feature to allow to latch the count in all counters & status of counter at any point

8254 → ✓  
8253 → ✗

→ Parameters to be programmed are:-

- a) Operation (BCD / Binary)
- b) Count value
- c) Mode Selection
- d) Counter selection

App: → a) Real time clock  
b) Event Counter  
c) Binary Rate Multiplier  
d) Complex Motor Controller  
e) Square Wave Generator etc

8254

58

Tristate




Figure 8-17. Block diagram and pin descriptions for the 8254 programmable interval timer. Three separate timers/counters are provided. (Courtesy of Intel Corporation.)

Table 8-6. Possible I/O Operations

CS	RD	WR	A1	A0	Operation
0	1	0	0	0	Write into counter 0
0	1	0	0	1	Write into counter 1
0	1	0	1	0	Write into counter 2
0	1	0	1	1	Write control word
0	0	1	0	0	Read from counter 0
0	0	1	0	1	Read from counter 1
0	0	1	1	0	Read from counter 2
0	0	1	1	1	No-Operation (3-State)
1	X	X	X	X	No-Operation (3-State)
0	1	1	X	X	No-Operation (3-State)

(Courtesy of Intel Corp.)

A<sub>1</sub> / A<sub>0</sub>  
 0 / 0  
 0 / 1  
 1 / 0  
 1 / 1


Selection  
 Counter 0  
 C1  
 C2  
 Control word Register


# INTERFACING :-

8255 :  $\rightarrow$  PP9 (Programmable Peripheral Interface)


- \* It consists of i/o ports to connect peripherals to 8086.
  - \* Used for parallel data transfer
  - \* It consists of three separately addressable ports A, B & C and a control register.
  - \*  $\bar{CS}$ ,  $\bar{RD}$ ,  $\bar{WR}$  as control signals
  - \* A, A<sub>0</sub>  $\rightarrow$  which of four registers addressed
  - \* Bits in port C are sometimes used as control bits
- $\rightarrow$  D<sub>7</sub> of Byte of Control Reg. is examined
- $\hookrightarrow$  1  $\rightarrow$  Transfer to Cont. Reg.
  - 0  $\rightarrow$  Set/Reset Instruction to port C
  - D<sub>1</sub> - D<sub>3</sub>  $\rightarrow$  No. of bit to be changed
  - D<sub>0</sub>  $\rightarrow$  To be set / clear
  - D<sub>4</sub> - D<sub>6</sub>, Remaining are unused

$\hookrightarrow$  Modes are indicated as :  $\rightarrow$





8259 Internal Block



# Programming 8259: -

- a) Initialisation command words.
- b) Operation Command words.

- 1) Fully Nested Mode
- 2) Rotating Priority Mode
- 3) Special Mask Mode
- 4) Polled Mode

→ Do Pin Diagram (Fig 8.14)

## 8251 : → (Programmable Communication Interface) (USART)

\* Can be programmed in :-

- a) Synchronous mode
- b) Asynchronous mode

\* Receives parallel data & transmits serial data or vice versa.

CS	C/D	R/D	W/R	Operation
1	X	X	X	Data Bus 3-state
0	X	1	1	Do
0	1	0	1	status → CPU
0	1	1	0	Control word ← CPU
0	0	0	1	Data → CPU
0	0	1	0	Data ← CPU